Abstract-This paper presents a power-efficient RF differential receiver front-end supporting transmitted-reference (TR) communication in a 90 nm CMOS technology. Particularly, it addresses the issues of designing the frontend amplifier with lownoise and passive matching circuits on a silicon process and integrating a low-power delay unit in the front-end with wideband characteristics. The proposed architecture includes a differential high simulated gain (11 dB) amplifier which is centered at 21.6 GHz (in the K-Band) with a 6.2 GHz bandwidth (18.1~24.3 GHz). The input and output reflection parameters have centered values around -26 and -18 dB, respectively. With noise matching, the amplifier achieves 2.6~2.9 dB bandwidth noise-figure and 2 dBm input power limit for linear coverage. To interface the amplifier with a following RF mixer, a submicron delay-block (DB) is proposed with provision of adjusting number of stages in the delay chain. The branched DB architecture achieves monotonic delays covering a range of 70-800 ps (including group-dispersion). Tweaking of delay is possible through four design parameters and the set-up is analyzed by extending the number of cascaded stages up to eight. Driven from a 1.2 V supply, the amplifier and the DB consume 13.9 and 8.52-10.61 mW power, respectively, and realize the circuits for the TR front-end. When compared with simulated results of reported CMOS receivers, the proposed design delivers higher performance in terms of a microwave figure-of-merit.
I. INTRODUCTION In recent literature, on-chip wireless interconnects have been reported as alternatives to traditional metallic inter-chip communication which becomes possible due to scaling down of CMOS integrated circuits [1] , [2] , [3] . In this regard, ultra-wideband (UWB) transmission has been cited as a standard which could facilitate chip-scale wireless communication for short-distance low-power applications [4] . For intra-chip and inter-chip data transfer at submicron level, parasitic elements contributed by metallic wiring and device junctions are primarily responsible for introducing undesirable temporal dispersion within the system. This phenomenon can restrict the operating frequency of an RF font-end and limit its achievable data rate. Before transistors in a receiver circuit can move up to a spectrum above C-band (5 GHz), they have to adopt a modulation technique which can reduce these parasitic receiver synchronization when a proper amount of delay is introduced to the received modulated signal pulses. This temporal shifting is realized with a wideband delay-block (DB) which ultimately produces a pseudo-template signal for the mixer in the receiver. A simplified model of a TR transmitter is presented in Fig. 1 (a) which includes an UWB pulse generator block (PG) [10] . The reference or synchronizing (sync.) pulses generated by the PG are delivered to an RF combiner before being transferred to a transmitting antenna. The particular shape of the wideband pulses usually resembles that of a monocycle gaussian pulse. The data or message pulses (produced by the same PG)
are delayed by the control mechanism of a delay-block (DB) and a radio-frequency mixer modulates them with the message signal. The RF combiner merges these modulated and reference pulses to form a frame for transmission where pulse repetition rate is regulated by the source pulse generator. So, the back-end of the TR transmitter consists of an RF combiner and a correlating RF mixer. In Fig. 1(b) , the proposed TR front-end which immediately follows the receiving antenna is highlighted. It produces two responses in the form of a low noise wideband amplifier output and a delayed version of the received stream from a delay-block (generating a pseudo-pilot signal). The RF mixer in the receiver is fed with these excitations and the mixer output is processed by a window decision circuit to recover message bits encoded in the transmitted signal. Ultimately, the CMOS front-end formed with the matched amplifier and the delay-block plays a crucial role in determining noise performance and detection accuracy of a TR-receiver. This paper proposes circuit schemes to implement the proposed front-end's design blocks which will support the realization of a submicron TR-receiver. 
III. WIDEBAND DIFFERENTIAL FRONT-END
This section focuses on the front-end in a TR-receiver which is initiated with a low noise wideband amplifier with high-gain characteristics. The proposed front-end employs a differential amplifier to avail the benefits of the differential architecture for a transmit-reference receiver circuit. It facilitates the RF mixer which is always present in the receiver to adopt a double-balanced structure (like a Gilbert mixer) and allows the circuit to be differential up to the decision section of its back-end. At the same time, this topology has to satisfy a relatively high power and area requirement. Despite this constraint, optimization of device sizes and bias currents keep the power demand for the proposed amplifier below 15 mW. As the half circuits in the amplifier core and the matching networks are symmetric in nature they make the architecture more flexible against variation of process. Other advantages include common mode noise suppression for substrate, greater reduction of power rail noise, and compatibility with dipole antenna and image rejection techniques. The differential frontend is also able to achieve a wider range of linear behavior by improving the results of the amplifier's second inter-modulation product (IP 2 ) [12] . The proposed amplifier architecture is presented in Fig. 2 with interfacing balanced-unbalanced (balun) circuits. In this topology made with common-source 
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After L s.11 adjusts real element of input impedance and forward gain, equation (1) is modified with the addition of L g.11 in the input circuit
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The final equation for input impedance matching is achieved after the LC branch is expanded with the coupling capacitor C in.11
Input matching reduces the reactive components and modifies this expression to match it with R ant which is the antenna resistance preceding the front-end amplifier. A similar expression can be derived for the right-half of the differential amplifier circuit. A balun-block will be necessary at the RF in.1/2
ports for single to double ended signal conversion at amplifier input ports. Three coils (L b.4-6 ) in a transformer formation execute this balanced to unbalanced transformation process with coupling parameters K 45/46 .
Among the active devices of the amplifier, T 11 and T 21 are responsible for a significant share of thermal-noise. To emphasize this point, we may define a noise factor (NF drive ) for noise induced at gate and drain terminals of the driving transistors. The noise components for these devices are its channel noise factor (Niquist factor) , gate terminal noise coefficient , correlation factor between drain and gate noise co gd , and effective quality factor of the input stage Q inp . NF drive also depends on amplifier center frequency (ω o ) and unity-gain transit frequency of transistors (ω T ) [14] :
where ξ is defined as . , (5) with g m.11 = input device transconductance and g do.11 = zero-bias drain conductance of T 11 . Accounting influence of driving source impedance (R s ) and gate-source inductors of input transistor, input quality factor in equation (4) can be defined as
As expression of noise factor for a driving device has components accounting for drain noise, gate noise, and correlation between the two terminals and components containing in this equation have opposing polarities, they are exploited through an optimization process to reduce the noise factor. Noise components for NF drive also include series resistance contributed by the inductor L g.11 (R g.11 ), gate-resistance of the input device (R gate.11 ), and a process factor which is proportional to the square of input quality factor (Q inp 2 ) [15] . Hence NF drive can be expressed with another function with the form of
Typical values for these process dependent device parameters can be modeled as σ=0.667, δ =1.33, ξ =1, and co gd = .39j for long channel devices and σ =2.5, δ =5, ξ =1, and co gd = .4j for short channel devices [16] , [17] . After canceling out the undesired elements in equation (4) with the optimization process (which keeps the power dissipation below a fixed limit), expression for minimum noise factor is simplified to two noise components (conductance ratio ξ and channel noise factor δ ) apart from the operating amplifier frequencies
For limited power dissipation and submicron devices, σ and δ are replaced by suitable device constants leading to
The existence of parasitic elements at the node between input and cascode devices makes noise contribution of the cascode transistor T 12 significant, which adds on the noise factor of the overall amplifier. (11) where C param is approximated by
.12 .
Therefore, an overall noise factor of the left-half section of the amplifier circuit in Fig. 2 can be estimated by NF drive and NF cascode and an identical factor will be applicable for T 21 (14) For the load-port matching circuit in the proposed design, ideally R load.1 = Z mixer ( ℜ )= 50 Ω and R out.11 = Z out.11 ( ℜ ) = 113 Ω in K-band (at 21.6 GHz). So, from equation (14) = Ω . 22 .
In this half-circuit R load.2 = 50 , R out.21 = Z out.21 ( ℜ ) = 112 Ω near 22 GHz and consequently
74.13 .
As expected, the two symmetrical matching half-circuits produce similar output port impedances (at RF out1/2 ) for the overall amplifier. Finally, an output balun block supports the interfacing of the amplifier with a following delay-block. To generate a direct feed for a double balanced differential Gilbert mixer, the load ports may also be linked to the mixer RF ports through small impedances. The three coils for simulating the load-port balun are designated as L b.1-3 which are linked with carefully selected coupling constants K 12/13 . In actual practice, additional fine tuning of reactive components are necessary in the amplifier circuit to obtain a sound matched response and optimize gain and noise performance.
IV. THE SYNCHRONIZING DELAY-BLOCK
As shown in Fig. 1(b) , a TR-receiver can support self-synchronizing demodulation because it does not need a separate template signal for the RF correlator (mixer) in its front-end. But to realize this feature, it will require a delayed version of the received pulse-train through a wideband delay-block (DB). This delay-block should be able to handle high data rate of reference pulses and regulate them in a controlled manner. Design criteria warrant compatibility of the delay-block with different amplifier topologies as it is placed between a low noise amplifier and a radio-frequency mixer in the receiver chain. Usage of variable delay units have been reported in applications ranging from voltage controlled oscillators (VCO) to pulse width control systems (PWCL) [20] . But a wideband delayblock for a TR-receiver demands special focus on minimizing power dissipation as the system needs to keep the average power density to the lowest permissible level [21] . Moreover, these delay elements require wideband characteristics to be able to handle pulses with a duration of 10 -10 s.
The proposed architecture of a divided wideband delay-block (DB) built with 90 nm transistors and capable of processing bipolar message carrying pulses [22] is presented in Fig. 3 . At its input port, the delay-block has an optional three-coil signal conversion block (L b7 , L b8 , and L b9 ) to generate separate the sectional responses to generate a complete delayed pulse train at node z with relatively small signal dispersion. The overall delay achieved by the proposed single-stage DB is not fixated at 180 ps but can be fine tuned with a number of design parameters [22] , as will be explained in the following sections.
The branched architecture of the delay-block allows extension of number of stages in each section (up to eight) during the testing process. Fig. 4 
where the device (pull-down) threshold level is designated as V th.n and G n is transistor transconductance gain. A mirror equation obtained for the pull-up device will produce the same magnitude for the bias current. If strength of input pulses and voltage of bias rail are regulated in the circuit then the following relationship can also be maintained
After we define t del.high.low and t del.low.high as propagation delays for the signal during high-to-low or lowto-high transition at inverter output and C shunt as intermediate shunt capacitance, unit inverter-delay for a delay gate can be derived as [23] = + . . . . .
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del high low del low high t t t (20) If R eq.p and R eq.n represent equivalent resistances when pull-up and pull-down transistors are 'on', FET signal transition times will be proportional to time constant of RC networks formed by device (which is on) resistance and shunt (load) capacitors. When signal drops from high to low at inverter output, the reactive network is realized with R eq.n and output capacitance C shunt . On the other hand, R eq.p becomes part of this RC circuit in case of low to high transition at gate output. Therefore, propagation delays can be defined with the functions = .
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del low high eq p shunt t C (22) Using these definitions and expressing 'on' resistance in terms of transistor sizes lead to [23] 
where C ox is unit capacitance of silica layer, µ p/n is mobility of carriers, and (W/L) p/n denotes sizes of concerned transistors. Derivation of equation (32) assumes an insignificant transition time for the driving signal at the input of the delay-block. In contrast, wideband pulses spend a finite amount of time to rise or fall at the input node and after this transition time is designated as t up/down , corresponding delay equations at the output port will be modified as (27) Therefore, the final expression of inverter-delay for an individual gate will take the form of (30) where F is overall effective fan-out of the delay unit. The power penalty suffered by a CMOS delay- block is expected to have three major components [24] . They include a dynamically dissipated power element (P dynamic ) arising from movement of charge through the shunt capacitor C shunt at a switching frequency of f op , a short-circuit power (P sc ) component consumed when both transistors in an inverter gate are on simultaneously with a peak current I max and conduction duration t on , and a static power (P static ) element dissipated by reverse leakage current I rev.leak . The overall power figure for a complete wideband delay-block will depend on number of stages used in the delay chain sections, optimized rail voltage, intermediate capacitance, and finger width of devices. After being processed by the delay-block, the received signal will leave the front-end and be fed to the following radio-frequency mixer in the TR-receiver. 
V. RESULTS AND DISCUSSION
The proposed receiver blocks are designed with an RF simulator including layout parasites generated by 90 nm circuit components to facilitate accurate RF analysis. 
A. Wideband Differential Front-end
As the first section of the proposed TR-receiver front-end, the design parameters of the differential wideband low noise amplifier are analyzed with the CMOS process. The 90 nm amplifier is able to achieve high small signal gain and keep noise ceiling and power penalty below 3 dB and 15 mW, respectively. During parameter extraction, the LNA is interfaced with balun-circuits and a matched 50 load. at the center frequency (21.6 GHz), as shown in Fig. 5(a) . It also shows that resistance to reverse isolation (S 12 ) is always greater than 28.3 dB and can reach up to 35 dB within the message bandwidth. In Fig. 5(b) , maximum forward gain (indicated by S 21 ) is 11 dB, peaking at 21.6 GHz and presenting a 3-dB-bandwidth of 6.2 GHz (18.1-24.3 GHz). The same frame plots input and output port matching parameters (S 11 & S 22 ) with minima at -32 dB and -20.2 dB, respectively, in the 21-22
1) Forward Gain and
GHz range. The port return loss at the amplifier peak frequency (21.6 GHz) are -25.6 dB and -18 dB, in that order. Therefore, undesirable port-reflection remains insignificant over the concerned frequencies for the amplifier. 2) Estimation of Linear Behavior from the Amplifier: As the power of its driving signal (in dB m ) is raised for the wideband amplifier, the input-referred one-decibel compression point (1dB-CP ) is eventually crossed at -7.24 dB m and the projection modeling the third-order intercept point (IIP 3 ) intersects the input power axis at 2 dB m before the amplifier enters a non-linear region of gain compression (see Fig. 6 ). At the compression point the amplifier is expected to deliver 2 dB m power to a matched load while still remaining in linear domain and the estimated output power at IIP 3 point is 12 dB m . 3) Noise: With the employment of a differential topology, the designed front-end is able to maintain its noise parameters below the ceiling of 3 dB (2.58-2.97 dB). Its projected noise figures (NF and theoretical NF min ) are documented in Fig. 7(a) which coincide around the center point. NF settles around 2.58 dB near the center frequency (21.6 GHz) and approaches a minimum peak of 2.5 dB at the edge of its bandwidth, indicating optimum noise performance over this frequency coverage.
4) Power Gain and Power Penalty:
Among an amplifier's power gain parameters, available gain (GA) provides an estimation of power gain provided by the core amplifier which is lowered down to transducer gain (GT) after the addition of port-matching networks. In Fig. 7(a) , GA, GT, and GP (average power gain) coincide near 11 dB around the center frequency which can be interpreted as an indication of successful port-matching. Maintaining its compatibility with low power on-chip transceivers, dc power consumed by the font-end is measured as 13.9 mW when amplifier halfcircuits and bias circuitry are powered with 5.72 and 0.2 mA currents, respectively.
5) Estimation of Stability (K f and B 1f factors):
The amplifier is expected to be behave in an unconditionally stable manner over all frequencies around the message bandwidth. To assess this quality, the microwave stability factor B 1f is defined in terms of scattering parameters (32) which is required to satisfy the following condition 
When presented in Fig. 7(b) , B 1f is found to have a magnitude between 0.524 and 0.97 in the concerned range of bandwidth (18.1-24.3 GHz). To verify this result with a second stability parameter, the Rollett stability factor (K rollet ) is also plotted in the same figure with its value always being greater than a unit limit (fulfilling its criterion of stability) [13] . This factor is also defined with s-parameters 
and has a relatively flat profile (3.71-3.82) with a lowest trough of 3.707 at 21.6 GHz. As a result, the amplifier will provide resistance to oscillation induced by white noise which may get accumulated in the circuit during its start-up mechanism.
B. Wideband Delay-Block (DB)
The proposed wideband delay-block (DB) to follow the front-end amplifier is also built with 90 nm CMOS devices as a part of the TR-receiver architecture. To illustrate the progression of a driving bipolar pulse stream through a multi-stage delay chain, a six-stage delay-block (built with the same principle presented in Fig. 4 ) is subjected to a pulse train of monocycle gaussian pulses. 
The other five stages require manipulation of device dimensions to compensate for any signal drop at intermediate nodes. Power dissipated by a single-stage delay-block is kept below 9 mW and for a sixstage delay unit power penalty reaches up to 10.6 mW. According to design requirement, number of stages in the DB can be varied to achieve regulated temporal shifts. The signal typically collected by a TR-receiver front-end is shown in Fig. 9 (a) in the form of a wideband pulse stream made with monocycle gaussian pulses. Fig. 9 (b) presents its delayed versions collected from the output ports of the proposed multi-stage delay-block. In addition to the number of stages in a DB section, tuning of delay may also be controlled by shunt capacitors, ratio of transistors, and magnitude of rail voltage [22] . This phenomenon is further illustrated in tabular form for a single-stage delay-block in the following section. 
VI. SUMMARY OF PERFORMANCE

A. Front-End Amplifier
The synopsis of simulated performance extracted from the proposed differential front-end is summarized in Tables I and II where it is compared with simulated results of published wideband amplifier circuits [25] - [32] . To enable relative evaluation of amplifiers built on different scales of CMOS technology, a composite FOM (figure-of-merit) parameter is defined as
In summary, the proposed amplifier achieves a better figure of merit (10.5) and realizes a 22 GHz TR front-end customized for low-NF (2.6 dB) high-gain (11 dB) moderate power (13.9 mW) applications.
B. Delay-Block
The literature on the proposed delay-block has estimated that tuning of shunt capacitors and transistor dimensions will raise the group-delay achieved by the chain and increasing the rail voltage will have an opposite effect. To verify these predictions, performance of a single-stage delay-block under regulation is summarized in Table III when device dimension is varied as their negative peak suffers from higher group dispersion. In Table   III for the delay-block has a fixed component (7 mW) for summer circuits and the remaining power element (peak) varies between 1.5 and 3.6 mW as eight stages are cascaded in both sections of the delay chain.
VII. CONCLUSIONS This paper proposes circuit-level implementation of a 22 GHz 90 nm CMOS receiver front-end suitable for the principle of transmitted-reference (TR) communication. Using an LC port-matching technique, the front-end amplifier realizes a differential topology with high simulated gain (11 dB) to improve system noise performance (below 3 dB). Base NF ceiling for the wideband amplifier is expected to be 2.6 dB and the circuit consumes 13.9 mW when driven from a 1.2 V bias rail. Over its 6.2 GHz bandwidth, reverse isolation for the front-end is better than the margin of -28 dB with minimum port-matching parameters of -32 dB and -20.2 dB, respectively. A wideband 90 nm delayblock (DB) completes the CMOS front-end which is capable of producing a delayed version of the received pulse train. The dynamic DB circuit sections are extendable to eight stages and monotonic regulation of bipolar delay in the range of 70-800 ps is attained with four control parameters.
Comparison with simulated reported designs establishes a superior figure-of-merit for the front-end amplifier and along with the delay-block it would complement the realization of a TR transceiver in circuit level.
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